Soon, a new cluster of parallel Pentium 4 machines will be set up at JLAB to run Lattice QCD calculations. I discuss the rationale for optimized Lattice QCD routines, and how the features of the Pentium 4 enable new optimized routines to run much faster than normal C routines. I describe the optimization strategies used in SU(3) linear algebra routines, and in both single-node and parallel implementations of the Wilson-Dirac Operator. Finally, I show single node performance timings for the parallel version of the Wilson-Dirac operator.
Introduction
The U.S. Lattice QCD Collaboration consisting of various institutions and universities in the U.S., has recently been awarded grant money out of SciDAC (Scientific Discovery through Advanced Computing) for new hardware and software. Fermilab and JLAB will be the home of two new clusters of Pentium 4's, each linked together in a parallel architecture. These clusters will run computationally-intensive Lattice QCD calculations.
In lattice QCD, a four-dimensional box of points is used to simulate a region of the space-time continuum inside and surrounding a hadron. Quantum fields representing quarks are associated with the lattice sites, and quantum fields representing gluons have values at the links between sites. For the most accurate results, lattice spacing should be small. However, for smaller lattice spacing, more computational time is needed. A technique that eases this conflict is using higher-order derivatives of the field. Using these higher-order derivatives is faster for a given accuracy than decreasing the lattice spacing. A widely used simplification that reduces the computational time immensely is construction of optimized Lattice QCD kernels by providing a modular and abstract way to build up SIMD assembly code, while letting the C compiler take care of offsets and address calculations.
The QCD API
The QCD API (Application Protocol Interface) defines a flexible set of C-callable Lattice QCD functions that can be used by virtually any high-level lattice hadron physics code [6] . This API is composed of various levels which sufficiently abstract the basic operations of QCD. At the highest levels, a data-parallel paradigm is presented to the user which hide all architectural details of the computing system. SZIN is a data-parallel object oriented Lattice QCD software system written by Robert Edwards (JLAB) and Tony Kennedy (Edinburgh) with two levels: architecture independent high level physics code and a macro-based system of data-parallel operations suitable for lattice QCD. These low level routines encapsulate the details of the architecture and have been implemented over a wide class of computing platforms including the QCDSP at JLab, single node and threaded-smp workstations, clusters of workstations, Cray, CM-2 and CM-5. C-callable routines similar to the ones derived from the generic macro-based system will form the core of the QCD API. Therefore, SZIN is an excellent software system in which to test the routines that will become a part of the QCDAPI.
SZIN Dirac operator: part of the Level 3 API
The Wilson-Dirac operator is the most computationally intensive function in Lattice QCD. The computing time required for high-level physics code is proportional to the time required to compute this operator, because it is called multiple times for each iteration of the conjugate gradient inverter. Mathematically, the Wilson-Dirac operator, acting on each site, involves a sum over Euclidean directions of a spin-projected quark field multiplied by a gluon gauge link, taking quark fields from adjacent sites and gluon fields associated with the current and adjacent sites.
The Wilson-Dirac operator for the new Pentium 4 cluster is written in C and GNU inline assembly macros that take advantage of SIMD vector registers unknown to the GCC optimizing compiler. SZIN supports single-node and parallel versions of the Wilson-Dirac operator (dslash) in 32bit and 64bit arithmetic. In each version, the lattice is divided into even and odd checkerboards to allow red/black preconditioning. The dslash loops over the sites on, for example, the red checkerboard, and uses spinors on the black checkerboard and gauge fields on the red and black checkerboards 
C Preprocessor Abstractions
The code created makes heavy use of C Preprocessor #define's and macros. These overlays create an abstract means of expressing the necessary operations and facilitates porting the code to different systems of data layouts, lattice geometries, etc., and were very helpful in producing the hundreds of generic SU(3) algebra routines. These macros are located at the top of each dslash code, for ease of reference.
Single-Node Implementation of the SU(3) algebra routines for the Level 1 API
The general-purpose SU(3) linear algebra routines optimally walk over a number of sites and perform the multiplication of an SU(3) matrix with a spinor, another SU(3) matrix, a halfspinor, or a lone SU(3) vector. In 32-bit arithmetic, for the case of the multiplication of an odd number of columns, a new macro multiplies SU(3) matrices by SU(3) color vectors from two sites at the same time. In the 64-bit arithmetic, the SU(3) multiplication macro only can operate on one SU(3) color vector at a time, because of the reduced number of words per vector register.
A myriad of possibilities are supported:
Also, the routines support any combination of gather/scatter operations on the input/output operands via shift tables. The gather and scatter possibilities can be used by the Level 2 API to parallelize these routines across multiple nodes and/or threads, depending on the machine configuration used.
SZIN Dirac Operator Optimization for the Pentium 4: General Considerations
The optimization strategies used are conditioned by several features of the Pentium 4 processor. The Pentium 4 processor has a 256KB level 2 cache with an 128-byte cache line. This is the only cache that can be software-prefetched into on the Pentium 4 processor [5] . This implementation is very sensitive to the physical data layout of the spinors and gauge fields because of the high cost of cache misses. Also, it is important to make sure that the data fall out of cache as little as possible to reduce memory bandwidth. Prefetching does not take up memory bandwidth if the data are already in cache. Working with few cache lines at a time is more efficient than using bits and pieces from many different cache lines. Optimizations that facilitate loop blocking, an efficient data layout technique, include splitting larger lattices into smaller hypercubes and bringing the boundaries in one direction closer together in physical memory. However, due to the dependency of higher-level code on a canonical data layout of spinors, such optimizations could not be included. Static memory-efficient layouts of gauge fields are possible in quenched Lattice QCD because the gauge fields stay the same. Therefore, a "packed" copy of the gauge fields is created for use by the Dirac operator.
Single-Node Implementation of the SZIN Dirac Operator, Part of the Level 3 API SZIN Dirac operator: 32 bit
Several key features give the single-node dslash an extremely high performance. Instead of looping over the lattice one site at a time, the dslash walks along the lattice two sites at a time, taking advantage of the long, 128-byte prefetchable cache line. In addition, it features an SU(3) multiplication that operates on two spin components at a time without spilling or reloading data.
SZIN Dirac operator: 64 bit
Due to the larger data sizes and reduced words per vector register (2 instead of 4), the 64 bit code only delivers about half the performance in Megaflops of the 32-bit code. The 64 bit dslash walks over each site separately, and can not work with two spin components at a time in the manner that the 32 bit code can.
Data-Parallel Implementation of the SZIN Dirac Operator, Part of the Level 3 API
The parallel implementation splits up a large lattice into sublattices. Each sublattice lives in a different node. Since the dslash only involves data from nearest neighbor sites, the only data that need to be communicated are data from the sublattice boundaries.
In the 32-bit case, since the loop over sites is unrolled into a loop over two sites at a time and since the SU(3) multiplication is always performed with the halfspinors and gauge fields associated with the current site, the gauge fields can be (and are assumed to be by default) laid out in memory such that each loop works with two adjacent lattice sites' worth of data, and the second sites' worth of gauge fields vary faster than the direction associated with the gauge fields. The actual lexical mapping can easily be seen in the macro overlays.
The implementation must overlap as much computation and communication as reasonably possible in order to maximize performance.
A simple way to do this is as follows: first, do the spin decomposition. Next, communicate the spin projected halfspinors in the "forward" direction while performing the Hermitian conjugate multiplication. Synchronize (e.g., wait for the communications), and then communicate the multiplied halfspinors in the "backward" direction while performing the normal multiplication. Synchronize, and finally reconstruct the other two spin components while summing over the four directions: The first lattice-sized region of each temporary, χ, contains information for nonboundary sites. The boundary values are placed in "TAIL1", a lattice-sized region following the first region. A third lattice-sized region, "TAIL2", is used to receive the boundaries sent from the adjacent nodes. For optimal communications, all of the boundaries for each direction must be placed contiguous in memory. A set of scatter/gather lookup tables was created to lexically map the lattice boundaries to these "tail" buffers for variable lattice sizes and parallel machine geometries.
This parallel implementation in general uses the same set of assembly macros for spin projection, SU(3) multiplication, and spin reconstruction as the single-node implementation. While routine (1) is heavily memory-bandwidth-bound, the contiguous nature of the loads and the use of prefetching leads to few stalls. Routine (2) looks up the addresses in which to scatter the output and prefetches from it before the multiplication for better performance. Routine (3) hides the latency of a gather on the input lattice temporary with prefetching and computationally-intensive SU(3) multiplications of halfspinors. Routine (4) loops over output spin components and uses three of the"xmm" registers to accumulate the three colors of two output components at a time. While it prefetches several iterations ahead, it remains heavily memory-bandwidth-bound.
The most optimal approach, though difficult, would apparently involve only spin projecting the boundaries before communicating, and likewise reconstructing all of the sites except the boundaries before the final synchronization. However, there are different boundaries for each direction, and treating each direction separately involves a separate loop over sites for each direction, resulting in a performance hit incurred by reloading the input spinors. Thus, it is not known at this time whether this more difficult approach is worth pursuing.
Additional Routines: part of the Level 1 API
Also needed for a conjugate gradient inversion are two additional routines: one that computes (for a number of sites) the sum of a spinor and a constant multiplied by another spinor, and one that computes the square of the norm of spinors. These are memory-bandwidth bound (heavily memory bound in the x =x + a*y case), but are benefited from the use of SIMD vector registers and cache prefetches.
Results
Shown below are the single-node performance data for the generic SU(3) linear algebra routines, in terms of Megaflops, as a function of the number of SU (3) The next graph shows the performance of the 32-bit and 64-bit parallel performance of the canonical C code SZIN Dirac operator and the new optimized Dirac operator with "fake" communications (since no directions involve communications between nodes, the temporaries only end up using the first (local) region of the temporaries and not the "TAIL" buffers): this sets the upper bound on actual parallel performance. Now for completeness we show the performance of the 32-bit and 64-bit parallel performance of the canonical C code SZIN Dirac operator and the new optimized Dirac operator with communications using MPI shared memory over a dual Pentium 4 Xeon: this (hopefully) sets the lower bound on actual parallel performance, because the communication is handled across the memory bus, which will compete with the computations running concurrently. 
Conclusions
This use of SSE instructions double, triple, and in some routines almost quadruple the performance of C code alone, and will enable Lattice QCD calculations to run much faster than they ordinarily would with C code alone. The fast parallel implementation of the Dirac operator in many cases removes the computational throughput bottleneck that existed and encourages the development of faster communications.
However, I was unable to obtain timings using multiple threads SMP on dualprocessor Pentium 4 Xeon machines because of an operating-system bug. Using multiple threads could allow a performance increase per node of perhaps 50%. However, multiple processor machines share the same 400 MHz memory bus, and with the introduction of the 2.0 GHz Pentium 4, dual processor machines may not show significantly higher performance than single processor machines.
Overall, the Pentium 4 processor was shown to be very powerful with small lattice sizes. However, it is extremely sensitive to physical data layout, as the good data layout in the parallel implementation enabled the performance of the parallel implementation (without communications) to approach the performance of the singlenode implementation for the smallest lattice size, in which cache misses were rare. Each way of level 2 cache can only hold 256 cache lines' worth of data, so it seems reasonable that lattice sizes greater than 4^4 for the 32-bit parallel implementation and 8*4^3 for the single-node implementation would show a drop in performance corresponding with level 2 cache misses, because of the use of gauge fields from both checkerboards. Even though prefetching is helpful, if a prefetch results in a cache miss, the memory bus is used, and in memory-bandwidth-bound cases, prefetching can decrease performance [5] .
First, before this macro is called, the two-component spin projection takes (all 3 colors of) the first and second components of the input into 3 xmm registers, and the third and fourth into another 3 xmm registers. Now to form the 2x2 submatrix on the right from the one on the left, we reflect it vertically, and multiply by i. So this inline asm macro swaps the third and fourth components around in their 3 xmm registers, and then performs three subtractions of xmm registers for the three colors, and then the halfspinor is in the right registers for the SU(3) multiplication.
The SU(3) multiplication of a halfspinor is denoted by the macro "_sse_su3_multiply()", and its Hermitian conjugate denoted by the macro "_sse_su3_inverse_multiply()". These SU(3) multiplication macros take a halfspinor in three of the "xmm" registers and do the multiplication, neither reloading matrix elements of the input SU(3) matrix nor spilling temporaries to memory, and leave the output halfspinor in three of the "xmm" registers.
After the SU(3) multiplication, the 4x2 matrix in the factorization describes how the two remaining spinor components can be reconstructed from the two components that are the output of the SU(3) multiplication. The following statement defines the appropriate matrix:
This will swap the two components of the half-spinor and multiply them by i to form the bottom two components. The "_set" here means that this is the first part of the summation of the result spinor, so no addition or subtraction is needed. An "_add" suffix (present for only the first direction) would denote that the partial sum of the output spinor is to be added or subtracted from instead of "_set". The dslash routine spills the output spinor to memory, loading it later when it is needed in the sum over directions. At the end of the loop, the output spinor, the sum of both terms in the sum over directions, is stored to memory.
The complete list of spin basis-specific macros used by the 32-bit dslash: were not spin projected--using the first component of the halfspinor--and then perform one direction's worth of the sum over directions to two spinor components. Directions 0 and 3 are special cases, because in the "set" case, the term is the first or last in the sum over directions and needs to be treated as such; the "add" suffix denotes that the term should be added to the partial sum over directions thus far. At the end of the loop, the output spinor, the sum of both terms in the sum over directions, is stored to memory. The spin basis-specific macros for the 64-bit code have not been included here because they are not as concise, elegant, or abstract as the 32-bit-specific macros.
